Vector Floating Point Instruction Set Quick Reference Card

Key to Tables			
{cond}	See Table Condition Field (on ARM side).	{ E }	E : raise exception on any NaN. Without E : raise exception only on signaling NaNs.
<s d=""></s>	S (single precision) or D (double precision).	{ Z }	Round towards zero. Overrides FPSCR rounding mode.
<s d="" x=""></s>	As above, or X (unspecified precision).	<vfpregs></vfpregs>	A comma separated list of consecutive VFP registers, enclosed in braces ({ and }).
Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).	<vfpsysreg></vfpsysreg>	FPSCR, or FPSID.

Operation		Assembler	Exceptions		otes
Vector arithmetic	Multiply	FMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fn * Fm	
	negative	FNMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := - (Fn * Fm)	
	accumulate	FMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd + (Fn * Fm)	
	deduct	FNMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd - (Fn * Fm)	Exceptions
	negate and accumulate	FMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd + (Fn * Fm)	IO Invalid operation
	negate and deduct	FNMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd - (Fn * Fm)	OF Overflow
	Add	FADD <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn + Fm	UF Underflow
	Subtract	FSUB <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn - Fm	IX Inexact result
	Divide	FDIV <s d="">{cond} Fd, Fn, Fm</s>	IO, DZ, OF, UF, IX	Fd := Fn / Fm	DZ Division by zero
	Сору	FCPY <s d="">{cond} Fd, Fm</s>		Fd := Fm	
	Absolute	FABS <s d="">{cond} Fd, Fm</s>		Fd := abs(Fm)	
	Negative	FNEG <s d="">{cond} Fd, Fm</s>		Fd := -Fm	
	Square root	FSQRT <s d="">{cond} Fd, Fm</s>	IO, IX	Fd := sqrt(Fm)	
Scalar compare		$FCMP{E}{cond}$ Fd, Fm	IO	Set FPSCR flags on Fd - Fm Us	e
	Compare with zero	$FCMP{E}Z{cond}Fd$	IO	Set FPSCR flags on Fd - 0 Us	e FMSTAT to transfer flags.
Scalar convert	Single to double	FCVTDS{cond} Dd, Sm	IO	Dd := convertStoD(Sm)	
	Double to single	FCVTSD{cond} Sd, Dm	IO, OF, UF, IX	Sd := convertDtoS(Dm)	
	Unsigned integer to float	FUITO <s d="">{cond} Fd, Sm</s>		Fd := convertUItoF(Sm)	
	Signed integer to float	FSITO <s d="">{cond} Fd, Sm</s>	IX	Fd := convertSItoF(Sm)	
	Float to unsigned integer	$FTOUI{Z} < S/D > {cond} Sd, Fm$	IO, IX	Sd := convertFtoUI(Fm)	
	Float to signed integer	$FTOSI{Z} < S/D > {cond} Sd, Fm$	IO, IX	Sd := convertFtoSI(Fm)	
Save VFP registers		<pre>FST<s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s></pre>		[address] := Fd	
	Multiple, unindexed	FSTMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Saves list of VFP registers, starti	0
	increment after	FSTMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMEA (empty	0.
	decrement before	FSTMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMFD (full des	scending)
Load VFP registers		<pre>FLD<s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s></pre>		Fd := [address]	
	Multiple, unindexed	<pre>FLDMIA<s d="" x="">{cond} Rn, <vfpregs></vfpregs></s></pre>		Loads list of VFP registers, start	
	increment after	<pre>FLDMIA<s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s></pre>		synonym: FLDMFD (full de	
	decrement before	<pre>FLDMDB<s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s></pre>		synonym: FLDMEA (empty	ascending)
Transfer registers	ARM to single	FMSR{cond} Sn, Rd		Sn := Rd	
	Single to ARM	FMRS{cond} Rd, Sn		Rd := Sn	
	ARM to lower half of double	FMDLR{cond} Dn, Rd		Le regione de la company	e with FMDHR.
	Lower half of double to ARM	FMRDL{cond} Rd, Dn			e with FMRDH.
	ARM to upper half of double	FMDHR{cond} Dn, Rd		Loose Jones and Loose and Loos	e with FMDLR.
	Upper half of double to ARM	FMRDH{cond} Rd, Dn			e with FMRDL.
	ARM to VFP system register	FMXR{cond} <vfpsysreg>, Rd</vfpsysreg>			alls ARM until all VFP ops complete.
	VFP system register to ARM	FMRX{cond} Rd, <vfpsysreg></vfpsysreg>			alls ARM until all VFP ops complete.
	FPSCR flags to CPSR	FMSTAT{cond}		CPSR flags := FPSCR flags Eq	uivalent to FMRX R15, FPSCR

FPSCR format				Rounding (Stride - 1)*3			Vector length - 1				Exception trap enable bits						Cumulative exception bits			s								
31	30)	29	28			24	23	22	21	20		18	17	16		12	11	10	9	8			4	3	2	1	0
Ν	Z		С	V			FZ	RM	ODE	STR	IDE			LEN			IXE	UFE	OFE	DZE	IOE			IXC	UFC	OFC	DZC	IOC
FZ:	FZ: 1 = flush to zero mode. Rounding:							0 = rou						0.	(Vector length * Stride) must not exceed 4 for double precision operands.													

If Fd is S0-S7 or D0-D3, operation is Scalar (regardless of vector length).	If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).
If Fd is S8-S31 or D4-D15, and Fm is S8-S31 or D4-D15, operation is Vector.	S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15) each form a circulating bank of registers.

Thumb Instruction Set Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Operation		§	Assembler	Update flags	Action	Notes
Move	Immediate		MOV Rd, # <immed_8></immed_8>	~	Rd := immed_8	8-bit immediate value.
	Lo to Lo		MOV Rd, Rm	1	Rd := Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm	×	Rd := Rm	Not Lo to Lo
Arithmetic	Add		ADD Rd, Rn, # <immed_3></immed_3>	1	$Rd := Rn + immed_3$	3-bit immediate value.
	Lo and Lo		ADD Rd, Rn, Rm	1	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rm	x	Rd := Rd + Rm	Not Lo to Lo
	immediate		ADD Rd, # <immed_8></immed_8>	1	$Rd := Rd + immed_8$	8-bit immediate value.
	with carry		ADC Rd, Rm	1	Rd := Rd + Rm + C-bit	
	value to SP		ADD SP, # <immed_7*4></immed_7*4>	x	$SP := SP + immed_7 * 4$	9-bit immediate value (word-aligned).
	form address from SP		ADD Rd, SP, # <immed_8*4></immed_8*4>	x	$Rd := SP + immed_8 * 4$	10-bit immediate value (word-aligned).
	form address from PC		ADD Rd, PC, # <immed_8*4></immed_8*4>	x	Rd := (PC AND 0xFFFFFFC) + immed_8 * 4	10-bit immediate value (word-aligned).
	Subtract		SUB Rd, Rn, Rm	1	Rd := Rn - Rm	
	immediate 3		SUB Rd, Rn, # <immed_3></immed_3>	1	Rd := Rn - immed 3	3-bit immediate value.
	immediate 8		SUB Rd, # <immed_8></immed_8>	1	Rd := Rd - immed 8	8-bit immediate value.
	with carry		SBC Rd, Rm	1	Rd := Rd - Rm - NOT C-bit	
	value from SP		SUB SP, # <immed_7*4></immed_7*4>	×	SP := SP - immed 7 * 4	9-bit immediate value (word-aligned).
	Negate		NEG Rd, Rm	1	Rd := - Rm	y bit ininicature varae (word anglied).
	Multiply		MUL Rd, Rm	1	Rd := Rm * Rd	
	Compare		CMP Rn, Rm	1	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	negative		CMP RI, Ru CMN Rn, Rm	1	update CPSR flags on Rn + Rm	
	immediate		CMP Rn, # <immed 8=""></immed>	1	update CPSR flags on Rn - immed 8	8-bit immediate value.
	No operation		NOP	×	R8 := R8	Flags not affected.
Logical	AND		AND Rd, Rm	× ✓	Rd := Rd AND Rm	Flags not affected.
Logical	Exclusive OR			✓ ✓	Rd := Rd EOR Rm	
	OR		EOR Rd, Rm	<i>✓</i>	Rd := Rd OR Rm	
	Bit clear		ORR Rd, Rm	<i>✓</i>		
			BIC Rd, Rm	-	Rd := Rd AND NOT Rm	
	Move NOT		MVN Rd, Rm		Rd := NOT Rm	
01:01	Test bits		TST Rn, Rm	1	update CPSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSL Rd, Rm, # <immed_5></immed_5>		Rd := Rm << immed_5	5-bit immediate shift. Allowed shifts 0-31.
			LSL Rd, Rs	1	$Rd := Rd \ll Rs$	
	Logical shift right		LSR Rd, Rm, # <immed_5></immed_5>	1	$Rd := Rm >> immed_5$	5-bit immediate shift. Allowed shifts 1-32.
			LSR Rd, Rs	1	$Rd := Rd \gg Rs$	
	Arithmetic shift right		ASR Rd, Rm, # <immed_5></immed_5>		$Rd := Rm ASR immed_5$	5-bit immediate shift. Allowed shifts 1-32.
			ASR Rd, Rs	1	Rd := Rd ASR Rs	
	Rotate right		ROR Rd, Rs	1	Rd := Rd ROR Rs	
Branch	Conditional branch		B{cond} label		R15 := label	label must be within -252 to +258 bytes of current instruction See Table Condition Field (ARM side). AL not allowed.
	Unconditional branch		B label		R15 := label	label must be within ± 2 Kb of current instruction.
	Long branch with link		BL label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
	Branch and exchange		BX Rm		R15 := Rm AND 0xFFFFFFFE	Change to ARM state if $Rm[0] = 0$.
	Branch with link and exchange	5T	BLX label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions.
					Change to ARM	label must be within ±4Mb of current instruction.
	Branch with link and exchange	5T	BLX Rm		R14 := R15 - 2, R15 := Rm AND 0xFFFFFFE	
					Change to ARM if $Rm[0] = 0$	
Software Interrupt			SWI <immed_8></immed_8>		Software interrupt processor exception	8-bit immediate value encoded in instruction.
Breakpoint		5T	BKPT <immed_8></immed_8>		Prefetch abort or enter debug state	

Thumb Instruction Set Quick Reference Card

Operatio	n	§	Assembler	Action	Notes
Load	with immediate offset, word		LDR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$Rd := [Rn + immed_5 * 4]$	
	halfword		LDRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$Rd := ZeroExtend([Rn + immed_5 * 2][15:0])$	Clears bits 31:16
	byte		LDRB Rd, [Rn, # <immed_5>]</immed_5>	$Rd := ZeroExtend([Rn + immed_5][7:0])$	Clears bits 31:8
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, [PC, # <immed_8*4>]</immed_8*4>	Rd := [(PC AND 0xFFFFFFC) + immed_8 * 4]	
	SP-relative		LDR Rd, [SP, # <immed_8*4>]</immed_8*4>	$Rd := [SP + immed_8 * 4]$	
	Multiple		LDMIA Rn!, <reglist></reglist>	Loads list of registers	Always updates base register.
Store	with immediate offset, word		STR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$[Rn + immed_5 * 4] := Rd$	
	halfword		STRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$[Rn + immed_5 * 2][15:0] := Rd[15:0]$	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, # <immed_5>]</immed_5>	$[Rn + immed_5][7:0] := Rd[7:0]$	Ignores Rd[31:8]
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, # <immed_8*4>]</immed_8*4>	$[SP + immed_8 * 4] := Rd$	
	Multiple		STMIA Rn!, <reglist></reglist>	Stores list of registers	Always updates base register.
Push/	Push		PUSH <reglist></reglist>	Push registers onto stack	Full descending stack.
Рор	Push with link		PUSH <reglist, lr=""></reglist,>	Push LR and registers onto stack	
	Pop		POP <reglist></reglist>	Pop registers from stack	
	Pop and return		POP <reglist, pc=""></reglist,>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <reglist, pc=""></reglist,>	Pop, branch, and change to ARM state if $address[0] = 0$	

Proprietary Notice

ARM is the trademark of ARM Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001D

Change Log

Issue	Date	By	Change
А	June 1995	BJH	First Release
В	Sept 1996	BJH	Second Release
С	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release

ENGLAND	GERMANY	USA	JAPAN	KOREA		
ARM Ltd	ARM Ltd	ARM Inc	ARM KK	ARM		
Fulbourn Road	Otto-Hahn Str. 13b	750 University Avenue	Plustaria Building 4F,	Room #1115, Hyundai Building		
Cherry Hinton	85521 Ottobrun-Riemerling	Suite 150,	3-1-4 Shinyokohama, Kohoku-ku,	9-4, Soonae-Dong, Boondang-Ku		
Cambridge CB1 9JN	Munich	Los Gatos CA 95032	Yokohama-shi, 222-0033	Sungnam, Kyunggi-Do		
UK	Germany	USA	Japan	Korea 463-020		
Telephone: +44 1223 400400 Facsimile: +44 1223 400410 Email: info@arm.com	Telephone: +49 89 608 75545 Facsimile: +49 98 608 75599 Email: info@arm.com	Telephone: +1 408 579 2207 Facsimile: +1 408 579 1205 Email: info@arm.com	Telephone: +81 45 477 5260 Facsimile: +81 45 477 5261 Email: info@arm.com	Telephone: +82 342 712 8234 Facsimile: +82 342 713 8225 Email: info@arm.com		