

# Vector Floating Point Instruction Set

## Quick Reference Card

Key to Tables	
{cond}	See Table <b>Condition Field</b> (on ARM side).
<S/D>	S (single precision) or D (double precision).
<S/D/X>	As above, or X (unspecified precision).
Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).

{E}	E : raise exception on any NaN. Without E : raise exception only on signaling NaNs.
{Z}	Round towards zero. Overrides FPSCR rounding mode.
<VFPregs>	A comma separated list of <i>consecutive</i> VFP registers, enclosed in braces ( { and } ).
<VFPsysreg>	FPSCR, or FPSID.

Operation	Assembler	Exceptions	Action	Notes												
<b>Vector arithmetic</b> Multiply negative accumulate deduct negate and accumulate negate and deduct Add Subtract Divide Copy Absolute Negative Square root	FMUL<S/D>{cond} Fd, Fn, Fm FNMUL<S/D>{cond} Fd, Fn, Fm FMAC<S/D>{cond} Fd, Fn, Fm FNMAC<S/D>{cond} Fd, Fn, Fm FMSC<S/D>{cond} Fd, Fn, Fm FNMSC<S/D>{cond} Fd, Fn, Fm FADD<S/D>{cond} Fd, Fn, Fm FSUB<S/D>{cond} Fd, Fn, Fm FDIV<S/D>{cond} Fd, Fn, Fm FCPY<S/D>{cond} Fd, Fm FABS<S/D>{cond} Fd, Fm FNEG<S/D>{cond} Fd, Fm FSQRT<S/D>{cond} Fd, Fm	IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, UF, IX IO, OF, IX IO, OF, IX IO, OF, IX IO, OF, IX IO, IX	Fd := Fn * Fm Fd := - (Fn * Fm) Fd := Fd + (Fn * Fm) Fd := Fd - (Fn * Fm) Fd := -Fd + (Fn * Fm) Fd := -Fd - (Fn * Fm) Fd := Fn + Fm Fd := Fn - Fm Fd := Fn / Fm Fd := Fm Fd := abs(Fm) Fd := -Fm Fd := sqrt(Fm)	<table border="1"> <thead> <tr> <th colspan="2">Exceptions</th> </tr> </thead> <tbody> <tr> <td>IO</td> <td>Invalid operation</td> </tr> <tr> <td>OF</td> <td>Overflow</td> </tr> <tr> <td>UF</td> <td>Underflow</td> </tr> <tr> <td>IX</td> <td>Inexact result</td> </tr> <tr> <td>DZ</td> <td>Division by zero</td> </tr> </tbody> </table>	Exceptions		IO	Invalid operation	OF	Overflow	UF	Underflow	IX	Inexact result	DZ	Division by zero
Exceptions																
IO	Invalid operation															
OF	Overflow															
UF	Underflow															
IX	Inexact result															
DZ	Division by zero															
<b>Scalar compare</b> <b>Scalar convert</b> Compare with zero Single to double Double to single Unsigned integer to float Signed integer to float Float to unsigned integer Float to signed integer	FCMP{E}<S/D>{cond} Fd, Fm FCMP{E}Z<S/D>{cond} Fd FCVTDS{cond} Dd, Sm FCVTSD{cond} Sd, Dm FUITO<S/D>{cond} Fd, Sm FSITO<S/D>{cond} Fd, Sm FTOUT{Z}<S/D>{cond} Sd, Fm FTOSI{Z}<S/D>{cond} Sd, Fm	IO IO IO IO, OF, UF, IX IX IO, IX IO, IX	Set FPSCR flags on Fd - Fm Set FPSCR flags on Fd - 0 Dd := convertStoD(Sm) Sd := convertDtoS(Dm) Fd := convertUItoF(Sm) Fd := convertSIttoF(Sm) Sd := convertFtoUI(Fm) Sd := convertFtoSI(Fm)	Use FMSTAT to transfer flags. Use FMSTAT to transfer flags.												
<b>Save VFP registers</b> <b>Load VFP registers</b>	FST<S/D>{cond} Fd, [Rn{, #<immed_8*4>}] FSTMIA<S/D/X>{cond} Rn, <VFPregs> FSTMIA<S/D/X>{cond} Rn!, <VFPregs> FSTMDB<S/D/X>{cond} Rn!, <VFPregs> FLD<S/D>{cond} Fd, [Rn{, #<immed_8*4>}] FLDMIA<S/D/X>{cond} Rn, <VFPregs> FLDMIA<S/D/X>{cond} Rn!, <VFPregs> FLDMDB<S/D/X>{cond} Rn!, <VFPregs>		[address] := Fd Saves list of VFP registers, starting at address in Rn. synonym: FSTMEA (empty ascending) synonym: FSTMFD (full descending) Fd := [address] Loads list of VFP registers, starting at address in Rn. synonym: FLDMFD (full descending) synonym: FLDMEA (empty ascending)													
<b>Transfer registers</b> ARM to single Single to ARM ARM to lower half of double Lower half of double to ARM ARM to upper half of double Upper half of double to ARM ARM to VFP system register VFP system register to ARM FPSCR flags to CPSR	FMSR{cond} Sn, Rd FMRS{cond} Rd, Sn FMDLR{cond} Dn, Rd FMRDL{cond} Rd, Dn FMDHR{cond} Dn, Rd FMRDH{cond} Rd, Dn FMXR{cond} <VFPsysreg>, Rd FMRX{cond} Rd, <VFPsysreg> FMSTAT{cond}		Sn := Rd Rd := Sn Dn[31:0] := Rd Rd := Dn[31:0] Dn[63:32] := Rd Rd := Dn[63:32] VFPsysreg := Rd Rd := VFPsysreg CPSR flags := FPSCR flags	Use with FMDHR. Use with FMRDH. Use with FMDLR. Use with FMRDL. Stalls ARM until all VFP ops complete. Stalls ARM until all VFP ops complete. Equivalent to FMRX R15, FPSCR												

FPSCR format				Rounding				(Stride - 1)*3				Vector length - 1				Exception trap enable bits						Cumulative exception bits												
31	30	29	28				24	23	22		21	20				18	17	16				12	11	10	9	8				4	3	2	1	0
N	Z	C	V				FZ		RMODE		STRIDE				LEN							IXE	UFE	OFE	DZE	IOE				IXC	UFC	OFC	DZC	IOC

FZ: 1 = flush to zero mode.      Rounding: 0 = round to nearest, 1 = towards +∞, 2 = towards -∞, 3 = towards zero.      (Vector length \* Stride) must not exceed 4 for double precision operands.

If Fd is S0-S7 or D0-D3, operation is Scalar (regardless of vector length).	If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).
If Fd is S8-S31 or D4-D15, and Fm is S8-S31 or D4-D15, operation is Vector.	S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15) each form a circulating bank of registers.

# Thumb Instruction Set

## Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Operation		§	Assembler	Update flags	Action	Notes
<b>Move</b>	Immediate		MOV Rd, #<immed_8>	✓	Rd := immed_8	8-bit immediate value.
	Lo to Lo		MOV Rd, Rm	✓	Rd := Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm	✗	Rd := Rm	Not Lo to Lo
<b>Arithmetic</b>	Add		ADD Rd, Rn, #<immed_3>	✓	Rd := Rn + immed_3	3-bit immediate value.
	Lo and Lo		ADD Rd, Rn, Rm	✓	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rm	✗	Rd := Rd + Rm	Not Lo to Lo
	immediate		ADD Rd, #<immed_8>	✓	Rd := Rd + immed_8	8-bit immediate value.
	with carry		ADC Rd, Rm	✓	Rd := Rd + Rm + C-bit	
	value to SP		ADD SP, #<immed_7*4>	✗	SP := SP + immed_7 * 4	9-bit immediate value (word-aligned).
	form address from SP		ADD Rd, SP, #<immed_8*4>	✗	Rd := SP + immed_8 * 4	10-bit immediate value (word-aligned).
	form address from PC		ADD Rd, PC, #<immed_8*4>	✗	Rd := (PC AND 0xFFFFFFF0) + immed_8 * 4	10-bit immediate value (word-aligned).
	Subtract		SUB Rd, Rn, Rm	✓	Rd := Rn - Rm	
	immediate 3		SUB Rd, Rn, #<immed_3>	✓	Rd := Rn - immed_3	3-bit immediate value.
	immediate 8		SUB Rd, #<immed_8>	✓	Rd := Rd - immed_8	8-bit immediate value.
	with carry		SBC Rd, Rm	✓	Rd := Rd - Rm - NOT C-bit	
	value from SP		SUB SP, #<immed_7*4>	✗	SP := SP - immed_7 * 4	9-bit immediate value (word-aligned).
	Negate		NEG Rd, Rm	✓	Rd := - Rm	
	Multiply		MUL Rd, Rm	✓	Rd := Rm * Rd	
Compare		CMP Rn, Rm	✓	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.	
negative		CMN Rn, Rm	✓	update CPSR flags on Rn + Rm		
immediate		CMP Rn, #<immed_8>	✓	update CPSR flags on Rn - immed_8	8-bit immediate value.	
No operation		NOP	✗	R8 := R8	Flags not affected.	
<b>Logical</b>	AND		AND Rd, Rm	✓	Rd := Rd AND Rm	
	Exclusive OR		EOR Rd, Rm	✓	Rd := Rd EOR Rm	
	OR		ORR Rd, Rm	✓	Rd := Rd OR Rm	
	Bit clear		BIC Rd, Rm	✓	Rd := Rd AND NOT Rm	
	Move NOT		MVN Rd, Rm	✓	Rd := NOT Rm	
	Test bits		TST Rn, Rm	✓	update CPSR flags on Rn AND Rm	
<b>Shift/rotate</b>	Logical shift left		LSL Rd, Rm, #<immed_5>	✓	Rd := Rm << immed_5	5-bit immediate shift. Allowed shifts 0-31.
			LSL Rd, Rs	✓	Rd := Rd << Rs	
	Logical shift right		LSR Rd, Rm, #<immed_5>	✓	Rd := Rm >> immed_5	5-bit immediate shift. Allowed shifts 1-32.
			LSR Rd, Rs	✓	Rd := Rd >> Rs	
	Arithmetic shift right		ASR Rd, Rm, #<immed_5>	✓	Rd := Rm ASR immed_5	5-bit immediate shift. Allowed shifts 1-32.
		ASR Rd, Rs	✓	Rd := Rd ASR Rs		
Rotate right		ROR Rd, Rs	✓	Rd := Rd ROR Rs		
<b>Branch</b>	Conditional branch		B{cond} label		R15 := label	label must be within -252 to +258 bytes of current instruction. See Table Condition Field (ARM side). AL not allowed.
	Unconditional branch		B label		R15 := label	label must be within ±2Kb of current instruction.
	Long branch with link		BL label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
	Branch and exchange		BX Rm		R15 := Rm AND 0xFFFFFFF0	Change to ARM state if Rm[0] = 0.
	Branch with link and exchange	5T	BLX label		R14 := R15 - 2, R15 := label Change to ARM	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
Branch with link and exchange	5T	BLX Rm		R14 := R15 - 2, R15 := Rm AND 0xFFFFFFF0 Change to ARM if Rm[0] = 0		
<b>Software Interrupt</b>			SWI <immed_8>		Software interrupt processor exception	8-bit immediate value encoded in instruction.
<b>Breakpoint</b>		5T	BKPT <immed_8>		Prefetch abort or enter debug state	

# Thumb Instruction Set Quick Reference Card

Operation	§	Assembler	Action	Notes
<b>Load</b> with immediate offset, word halfword byte with register offset, word halfword signed halfword byte signed byte PC-relative SP-relative Multiple		LDR Rd, [Rn, #<immed_5*4> LDRH Rd, [Rn, #<immed_5*2> LDRB Rd, [Rn, #<immed_5> LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm] LDRSH Rd, [Rn, Rm] LDRB Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm] LDR Rd, [PC, #<immed_8*4> LDR Rd, [SP, #<immed_8*4> LDMLA Rn!, <reglist>	Rd := [Rn + immed_5 * 4] Rd := ZeroExtend([Rn + immed_5 * 2][15:0]) Rd := ZeroExtend([Rn + immed_5][7:0]) Rd := [Rn + Rm] Rd := ZeroExtend([Rn + Rm][15:0]) Rd := SignExtend([Rn + Rm][15:0]) Rd := ZeroExtend([Rn + Rm][7:0]) Rd := SignExtend([Rn + Rm][7:0]) Rd := [(PC AND 0xFFFFFFF) + immed_8 * 4] Rd := [SP + immed_8 * 4] Loads list of registers	Clears bits 31:16 Clears bits 31:8 Clears bits 31:16 Sets bits 31:16 to bit 15 Clears bits 31:8 Clears bits 31:8 Sets bits 31:8 to bit 7 Always updates base register.
<b>Store</b> with immediate offset, word halfword byte with register offset, word halfword byte SP-relative, word Multiple		STR Rd, [Rn, #<immed_5*4> STRH Rd, [Rn, #<immed_5*2> STRB Rd, [Rn, #<immed_5> STR Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRB Rd, [Rn, Rm] STR Rd, [SP, #<immed_8*4> STMLA Rn!, <reglist>	[Rn + immed_5 * 4] := Rd [Rn + immed_5 * 2][15:0] := Rd[15:0] [Rn + immed_5][7:0] := Rd[7:0] [Rn + Rm] := Rd [Rn + Rm][15:0] := Rd[15:0] [Rn + Rm][7:0] := Rd[7:0] [SP + immed_8 * 4] := Rd Stores list of registers	Ignores Rd[31:16] Ignores Rd[31:8] Ignores Rd[31:16] Ignores Rd[31:8] Always updates base register.
<b>Push/Pop</b> Push Push with link Pop Pop and return Pop and return with exchange	5T	PUSH <reglist> PUSH <reglist, LR> POP <reglist> POP <reglist, PC> POP <reglist, PC>	Push registers onto stack Push LR and registers onto stack Pop registers from stack Pop registers, branch to address loaded to PC Pop, branch, and change to ARM state if address[0] = 0	Full descending stack.

## Proprietary Notice

ARM is the trademark of ARM Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC 0001D

## Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release

### ENGLAND

ARM Ltd  
Fulbourn Road  
Cherry Hinton  
Cambridge CB1 9JN  
UK

Telephone: +44 1223 400400  
Facsimile: +44 1223 400410  
Email: info@arm.com

### GERMANY

ARM Ltd  
Otto-Hahn Str. 13b  
85521 Ottobrun-Riemerling  
Munich  
Germany

Telephone: +49 89 608 75545  
Facsimile: +49 98 608 75599  
Email: info@arm.com

### USA

ARM Inc  
750 University Avenue  
Suite 150,  
Los Gatos CA 95032  
USA

Telephone: +1 408 579 2207  
Facsimile: +1 408 579 1205  
Email: info@arm.com

### JAPAN

ARM KK  
Plustaria Building 4F,  
3-1-4 Shinyokohama, Kohoku-ku,  
Yokohama-shi, 222-0033  
Japan

Telephone: +81 45 477 5260  
Facsimile: +81 45 477 5261  
Email: info@arm.com

### KOREA

ARM  
Room #1115, Hyundai Building  
9-4, Soonae-Dong, Boondang-Ku  
Sungnam, Kyunggi-Do  
Korea 463-020

Telephone: +82 342 712 8234  
Facsimile: +82 342 713 8225  
Email: info@arm.com